"Power optimization through peripheral circuit reusing integrated with loop ..."

Yuanhui Ni et al. (2018)

> Home

Details and statistics

DOI: 10.23919/DATE.2018.8342193

access: closed

type: Conference or Workshop Paper

metadata version: 2018-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/date/NiCCZQ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/NiCCZQ18
Yuanhui Ni, Weiwen Chen, Wenjuan Cui, Yuanchun Zhou, Keni Qiu:
Power optimization through peripheral circuit reusing integrated with loop tiling for RRAM crossbar-based CNN. DATE 2018: 1183-1186

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.