"Timing Driven Placement Reconfiguration for Fault Tolerance and Yield ..."

Anmol Mathur, C. L. Liu (1996)

> Home

Details and statistics

DOI: 10.1109/EDTC.1996.494143

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-20

- view
  authority control:
- export record
  dblp key:
  - conf/date/MathurL96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/MathurL96
Anmol Mathur, C. L. Liu:
Timing Driven Placement Reconfiguration for Fault Tolerance and Yield Enhancement in FPGAs. ED&TC 1996: 165-169

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.