"Efficient synthesis of approximate threshold logic circuits with an error ..."

Yung-An Lai et al. (2018)

> Home

Details and statistics

DOI: 10.23919/DATE.2018.8342111

access: closed

type: Conference or Workshop Paper

metadata version: 2018-04-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/date/LaiLWCW18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LaiLWCW18
Yung-An Lai, Chia-Chun Lin, Chia-Cheng Wu, Yung-Chih Chen, Chun-Yao Wang:
Efficient synthesis of approximate threshold logic circuits with an error rate guarantee. DATE 2018: 773-778

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.