"On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs."

Fernanda Lima Kastensmidt et al. (2005)

> Home

Details and statistics

DOI: 10.1109/DATE.2005.229

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/date/KastensmidtSCR05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/KastensmidtSCR05
Fernanda Lima Kastensmidt, Luca Sterpone, Luigi Carro, Matteo Sonza Reorda:
On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs. DATE 2005: 1290-1295

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.