"Universal number posit arithmetic generator on FPGA."

Manish Kumar Jaiswal, Hayden Kwok-Hay So (2018)

> Home

Details and statistics

DOI: 10.23919/DATE.2018.8342187

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/date/JaiswalS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/JaiswalS18
Manish Kumar Jaiswal, Hayden Kwok-Hay So:
Universal number posit arithmetic generator on FPGA. DATE 2018: 1159-1162

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.