"Clock Skew Minimization During FPGA Placement."

Kai Zhu, D. F. Wong (1994)

> Home

Details and statistics

DOI: 10.1145/196244.196362

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ZhuW94a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZhuW94a
Kai Zhu, D. F. Wong:
Clock Skew Minimization During FPGA Placement. DAC 1994: 232-237

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.