"Latency sensitivity-based cache partitioning for heterogeneous multi-core ..."

Po-Han Wang, Cheng-Hsuan Li, Chia-Lin Yang (2016)

> Home

Details and statistics

DOI: 10.1145/2897937.2898036

access: closed

type: Conference or Workshop Paper

metadata version: 2021-05-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/WangLY16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WangLY16
Po-Han Wang, Cheng-Hsuan Li, Chia-Lin Yang:
Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture. DAC 2016: 5:1-5:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.