"Improving formal timing analysis of switched ethernet by exploiting FIFO ..."

Daniel Thiele, Philip Axer, Rolf Ernst (2015)

> Home

Details and statistics

DOI: 10.1145/2744769.2744854

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ThieleAE15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ThieleAE15
Daniel Thiele, Philip Axer, Rolf Ernst:
Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling. DAC 2015: 41:1-41:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.