"Future cache design using STT MRAMs for improved energy efficiency: ..."

Sang Phill Park et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2228360.2228447

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/ParkGMRR12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ParkGMRR12
Sang Phill Park, Sumeet Kumar Gupta, Niladri Narayan Mojumder, Anand Raghunathan, Kaushik Roy:
Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture. DAC 2012: 492-497

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.