"Process variation tolerant SRAM array for ultra low voltage applications."

Jaydeep P. Kulkarni et al. (2008)

> Home

Details and statistics

DOI: 10.1145/1391469.1391498

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/KulkarniKPR08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/KulkarniKPR08
Jaydeep P. Kulkarni, Keejong Kim, Sang Phill Park, Kaushik Roy:
Process variation tolerant SRAM array for ultra low voltage applications. DAC 2008: 108-113

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.