"A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip ..."

Hongwu Jiang et al. (2020)

> Home

Details and statistics

DOI: 10.1109/DAC18072.2020.9218524

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/JiangHPSCHLLCY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/JiangHPSCHLLCY20
Hongwu Jiang, Shanshi Huang, Xiaochen Peng, Jian-Wei Su, Yen-Chi Chou, Wei-Hsing Huang, Ta-Wei Liu, Ruhui Liu, Meng-Fan Chang, Shimeng Yu:
A Two-way SRAM Array based Accelerator for Deep Neural Network On-chip Training. DAC 2020: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.