"Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache ..."

Fazal Hameed, Lars Bauer, Jörg Henkel (2014)

> Home

Details and statistics

DOI: 10.1145/2593069.2593197

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dac/HameedBH14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HameedBH14
Fazal Hameed, Lars Bauer, Jörg Henkel:
Reducing Latency in an SRAM/DRAM Cache Hierarchy via a Novel Tag-Cache Architecture. DAC 2014: 37:1-37:6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.