"Minimization of the reconfiguration latency for the mapping of ..."

Vincenzo Rana et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1629435.1629480

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/codes/RanaMASBS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/codes/RanaMASBS09
Vincenzo Rana, Srinivasan Murali, David Atienza, Marco D. Santambrogio, Luca Benini, Donatella Sciuto:
Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems. CODES+ISSS 2009: 325-334

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.