"A 6.5-to-8GHz Cascaded Dual-Fractional-N Digital PLL Achieving -63.7dBc ..."

Dingxin Xu et al. (2023)

> Home

Details and statistics

DOI: 10.1109/CICC57935.2023.10121180

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/XuZHSLFQLWXMSO23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/XuZHSLFQLWXMSO23
Dingxin Xu, Yuncheng Zhang, Hongye Huang, Zheng Sun, Bangan Liu, Ashbir Aviat Fadila, Junjun Qiu, Zezheng Liu, Wenqian Wang, Yuang Xiong, Waleed Madany, Atsushi Shirane, Kenichi Okada:
A 6.5-to-8GHz Cascaded Dual-Fractional-N Digital PLL Achieving -63.7dBc Fractional Spurs with 50MHz Reference. CICC 2023: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.