"20mW, 125 Msps, 10 bit Pipelined ADC in 65nm Standard Digital CMOS Process."

Pratap Narayan Singh et al. (2007)

> Home

Details and statistics

DOI: 10.1109/CICC.2007.4405710

access: closed

type: Conference or Workshop Paper

metadata version: 2018-05-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/SinghKDM07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/SinghKDM07
Pratap Narayan Singh, Ashish Kumar, Chandrajit Debnath, Rakesh Malik:
20mW, 125 Msps, 10 bit Pipelined ADC in 65nm Standard Digital CMOS Process. CICC 2007: 189-192

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.