"Design validation of .18 μm 1 GHz cache and register arrays."

Doug Malone et al. (2000)

> Home

Details and statistics

DOI: 10.1109/CICC.2000.852670

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/MaloneBDDDKPPR00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/MaloneBDDDKPPR00
Doug Malone, Paul Bunce, Joe DellaPietro, John Davis, James Dawson, Thomas J. Knips, Don Plass, Phil Pritzlaff, Kenneth Reyer:
Design validation of .18 μm 1 GHz cache and register arrays. CICC 2000: 295-298

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.