"Power-Efficient Dual-Supply 64kB L1 Caches in a 65nm CMOS Technology."

Brian Campbell et al. (2007)

> Home

Details and statistics

DOI: 10.1109/CICC.2007.4405834

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/cicc/CampbellBJK07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/cicc/CampbellBJK07
Brian Campbell, James Burnette, Naveen Javarappa, Vincent von Kaenel:
Power-Efficient Dual-Supply 64kB L1 Caches in a 65nm CMOS Technology. CICC 2007: 729-732

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.