"Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications."

Ramy N. Tadros et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ASYNC.2016.16

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/async/TadrosHGMCB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/async/TadrosHGMCB16
Ramy N. Tadros, Weizhe Hua, Matheus Gibiluka, Matheus T. Moreira, Ney Laert Vilar Calazans, Peter A. Beerel:
Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications. ASYNC 2016: 11-18

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.