"A Fully-Integrated 25Gb/s Low-Noise TIA+CDR Optical Receiver designed in ..."

Juncheng Wang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2018.8579299

access: closed

type: Conference or Workshop Paper

metadata version: 2024-12-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/WangCHCBWZZLYMY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/WangCHCBWZZLYMY18
Juncheng Wang, Xuefeng Chen, Shang Hu, Yaxin Cai, Rui Bai, Xin Wang, Yuanxi Zhang, Shenglong Zhuo, Chang Liu, Bozhi Yin, Jianxu Ma, Hao Yan, Jiangao Xuan, Milton Lu, Tao Xia, Nan Qi, Patrick Yin Chiang:
A Fully-Integrated 25Gb/s Low-Noise TIA+CDR Optical Receiver designed in 40nm-CMOS. A-SSCC 2018: 67-68

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.