"A 1.5-GHz sub-sampling fractional-N PLL for spread-spectrum clock ..."

Chun-Yu Lin, Tun-Ju Wang, Tsung-Hsien Lin (2017)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2017.8240264

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/LinWL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/LinWL17
Chun-Yu Lin, Tun-Ju Wang, Tsung-Hsien Lin:
A 1.5-GHz sub-sampling fractional-N PLL for spread-spectrum clock generator in 0.18-μm CMOS. A-SSCC 2017: 253-256

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.