"A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial ..."

Woo-Rham Bae et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASSCC.2015.7387448

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asscc/BaeJPCJ15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asscc/BaeJPCJ15
Woo-Rham Bae, Haram Ju, Kwanseo Park, Sung-Yong Cho, Deog-Kyoon Jeong:
A 7.6 mW, 214-fs RMS jitter 10-GHz phase-locked loop for 40-Gb/s serial link transmitter based on two-stage ring oscillator in 65-nm CMOS. A-SSCC 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.