"Congestion-aware power grid optimization for 3D circuits using MIM and ..."

Pingqiang Zhou, Karthikk Sridharan, Sachin S. Sapatnekar (2009)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2009.4796477

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ZhouSS09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ZhouSS09
Pingqiang Zhou, Karthikk Sridharan, Sachin S. Sapatnekar:
Congestion-aware power grid optimization for 3D circuits using MIM and CMOS decoupling capacitors. ASP-DAC 2009: 179-184

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.