"Buffering global interconnects in structured ASIC design."

Tianpei Zhang, Sachin S. Sapatnekar (2005)

> Home

Details and statistics

DOI: 10.1145/1120725.1120735

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ZhangS05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ZhangS05
Tianpei Zhang, Sachin S. Sapatnekar:
Buffering global interconnects in structured ASIC design. ASP-DAC 2005: 23-26

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.