"A 1.2nJ/Classification Fully Synthesized All-Digital Asynchronous ..."

Rei Sumikawa et al. (2023)

> Home

Details and statistics

DOI: 10.1145/3566097.3567941

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/SumikawaSKHK23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/SumikawaSKHK23
Rei Sumikawa, Kota Shiba, Atsutake Kosuge, Mototsugu Hamada, Tadahiro Kuroda:
A 1.2nJ/Classification Fully Synthesized All-Digital Asynchronous Wired-Logic Processor Using Quantized Non-Linear Function Blocks in 0.18μm CMOS. ASP-DAC 2023: 180-181

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.