"LOSSS-Logic Synthesis based on Several Stateful logic gates for high ..."

Yihong Hu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ASP-DAC58780.2024.10473849

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/HuXFTLF24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HuXFTLF24
Yihong Hu, Nuo Xu, Chaochao Feng, Wei Tong, Kang Liu, Liang Fang:
LOSSS-Logic Synthesis based on Several Stateful logic gates for high time-efficient computing. ASPDAC 2024: 805-811

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.