"TransPlace: A Scalable Transistor-Level Placer for VLSI Beyond ..."

Chen-Hao Hsu et al. (2024)

> Home

Details and statistics

DOI: 10.1109/ASP-DAC58780.2024.10473978

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/HsuX0RP24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HsuX0RP24
Chen-Hao Hsu, Xiaoqing Xu, Hao Chen, Dino Ruic, David Z. Pan:
TransPlace: A Scalable Transistor-Level Placer for VLSI Beyond Standard-Cell-Based Design. ASPDAC 2024: 312-318

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.