"Exploring high-speed low-power hybrid arithmetic units at scaled supply ..."

Swaroop Ghosh, Kaushik Roy (2008)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2008.4484029

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/GhoshR08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/GhoshR08
Swaroop Ghosh, Kaushik Roy:
Exploring high-speed low-power hybrid arithmetic units at scaled supply and adaptive clock-stretching. ASP-DAC 2008: 635-640

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.