"Physical verification flow for hierarchical analog ic design constraints."

Volker Meyer zu Bexten et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASPDAC.2015.7059047

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/aspdac/BextenTJMM15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/BextenTJMM15
Volker Meyer zu Bexten, Markus Tristl, Göran Jerke, Hartmut Marquardt, Dina Medhat:
Physical verification flow for hierarchical analog ic design constraints. ASP-DAC 2015: 447-453

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.