"A New Approximate Multiplier Design for Digital Signal Processing."

Yue Zhao et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ASICON47005.2019.8983437

access: closed

type: Conference or Workshop Paper

metadata version: 2022-06-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/ZhaoLDWHJ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/ZhaoLDWHJ19
Yue Zhao, Tong Li, Feng Dong, Qin Wang, Weifeng He, Jianfei Jiang:
A New Approximate Multiplier Design for Digital Signal Processing. ASICON 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.