"A 1.5-GS/s 5-bit interpolating ADC with offset averaging and interpolating ..."

Rongjin Xu et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASICON.2015.7516937

access: closed

type: Conference or Workshop Paper

metadata version: 2020-03-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/XuCWL0R15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/XuCWL0R15
Rongjin Xu, Yongzhen Chen, Mingshuo Wang, Ning Li, Fan Ye, Junyan Ren:
A 1.5-GS/s 5-bit interpolating ADC with offset averaging and interpolating sharing resistors network. ASICON 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.