"Design and implementation of Serial ATA pbysical layer on FPGA."

Xie Xie et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ASICON47005.2019.8983634

access: closed

type: Conference or Workshop Paper

metadata version: 2020-02-12

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/XieDLWL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/XieDLWL19
Xie Xie, Qinghua Duan, Jiafeng Liu, Jian Wang, Jinmei Lai:
Design and implementation of Serial ATA pbysical layer on FPGA. ASICON 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.