"Novel smart card SoC memory architecture based on embedded STT-MRAM."

Kaiwen Lu et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ASICON47005.2019.8983653

access: closed

type: Conference or Workshop Paper

metadata version: 2023-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/LuYLLLL19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/LuYLLLL19
Kaiwen Lu, Fengze Yan, Xingjie Liu, Dongsheng Liu, Peng Liu, Bo Liu:
Novel smart card SoC memory architecture based on embedded STT-MRAM. ASICON 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.