"A 0.0558-mm2 0.05-0.9GHz Low-Power Multi-phase Non-overlap ..."

Zhigang Li, Xiaofei Wang, Jing Jin (2019)

> Home

Details and statistics

DOI: 10.1109/ASICON47005.2019.8983602

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/LiWJ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/LiWJ19
Zhigang Li, Xiaofei Wang, Jing Jin:
A 0.0558-mm² 0.05-0.9GHz Low-Power Multi-phase Non-overlap Clock Generator in 40 nm CMOS. ASICON 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.