"Low-cost low-power droop-voltage-aware delay-fault-prevention designs for ..."

Pei-Yuan Chou et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ASICON.2015.7517050

access: closed

type: Conference or Workshop Paper

metadata version: 2018-07-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/asicon/ChouWLLCLW15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asicon/ChouWLLCLW15
Pei-Yuan Chou, I-Chen Wu, Jai-Wei Lin, Xuan-Yu Lin, Tien-Fu Chen, Tay-Jyi Lin, Jinn-Shyan Wang:
Low-cost low-power droop-voltage-aware delay-fault-prevention designs for DVS caches. ASICON 2015: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.