"Reconfigurable Viterbi decoder on mesh connected multiprocessor architecture."

Ritesh Rajore et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ASAP.2008.4580153

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/asap/RajoreGJN08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/asap/RajoreGJN08
Ritesh Rajore, Ganesh Garga, H. S. Jamadagni, S. K. Nandy:
Reconfigurable Viterbi decoder on mesh connected multiprocessor architecture. ASAP 2008: 49-54

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.