"Combined DRAM and logic chip for massively parallel systems."

Peter M. Kogge et al. (1995)

> Home

Details and statistics

DOI: 10.1109/ARVLSI.1995.515607

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/arvlsi/KoggeSMKR95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arvlsi/KoggeSMKR95
Peter M. Kogge, Toshio Sunaga, Hisatada Miyataka, Koji Kitamura, Eric Retter:
Combined DRAM and logic chip for massively parallel systems. ARVLSI 1995: 4-16

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.