"Hardware/Algorithm Co-optimization for Fully-Parallelized Compact Decision ..."

Taiga Ikeda et al. (2020)

> Home

Details and statistics

DOI: 10.1007/978-3-030-44534-8_26

access: closed

type: Conference or Workshop Paper

metadata version: 2020-12-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/arc/IkedaSNMT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/arc/IkedaSNMT20
Taiga Ikeda, Kento Sakurada, Atsuyoshi Nakamura, Masato Motomura, Shinya Takamaeda-Yamazaki:
Hardware/Algorithm Co-optimization for Fully-Parallelized Compact Decision Tree Ensembles on FPGAs. ARC 2020: 345-357

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.