"The Microarchitecture of a Multi-threaded RISC-V Compliant Processing Core ..."

Abdallah Cheikh et al. (2017)

> Home

Details and statistics

DOI: 10.1007/978-3-319-93082-4_12

access: closed

type: Conference or Workshop Paper

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/applepies/CheikhCMMO17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/applepies/CheikhCMMO17
Abdallah Cheikh, Gianmarco Cerutti, Antonio Mastrandrea, Francesco Menichelli, Mauro Olivieri:
The Microarchitecture of a Multi-threaded RISC-V Compliant Processing Core Family for IoT End-Nodes. ApplePies 2017: 89-97

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.