"A Bit-Segmented Adder Chain based Symmetric Transpose Two-Block FIR Design ..."

Jinghao Ye, Masao Yanagisawa, Youhua Shi (2019)

> Home

Details and statistics

DOI: 10.1109/APCCAS47518.2019.8953124

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/YeYS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/YeYS19
Jinghao Ye, Masao Yanagisawa, Youhua Shi:
A Bit-Segmented Adder Chain based Symmetric Transpose Two-Block FIR Design for High-Speed Signal Processing. APCCAS 2019: 29-32

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.