"Impact of skew and jitter on the performance of VLSI interconnects."

Gargi Khanna, Rajeevan Chandel, Ashwani Kumar Chandel (2010)

> Home

Details and statistics

DOI: 10.1109/APCCAS.2010.5775007

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/apccas/KhannaCC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/apccas/KhannaCC10
Gargi Khanna, Rajeevan Chandel, Ashwani Kumar Chandel:
Impact of skew and jitter on the performance of VLSI interconnects. APCCAS 2010: 1223-1226

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.