"Exploiting Component/Event-Level Parallelism in Concurrent Fault and ..."

Saghir A. Shaikh, Stephen A. Szygenda (1997)

> Home

Details and statistics

DOI: 10.1109/SIMSYM.1997.586486

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/anss/ShaikhS97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/anss/ShaikhS97
Saghir A. Shaikh, Stephen A. Szygenda:
Exploiting Component/Event-Level Parallelism in Concurrent Fault and Design Error Simulation. Annual Simulation Symposium 1997: 64-74

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.