"High-performance architecture for dynamically updatable packet ..."

Yun Rock Qu, Shijie Zhou, Viktor K. Prasanna (2013)

> Home

Details and statistics

DOI: 10.1109/ANCS.2013.6665195

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ancs/QuZP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ancs/QuZP13
Yun Rock Qu, Shijie Zhou, Viktor K. Prasanna:
High-performance architecture for dynamically updatable packet classification on FPGA. ANCS 2013: 125-136

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.