"FPGA Fabric Conscious Design and Implementation of Speed-Area Efficient ..."

Ayan Palchaudhuri, Anindya Sundar Dhar (2019)

> Home

Details and statistics

DOI: 10.1109/IEEECONF44664.2019.9049071

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/acssc/PalchaudhuriD19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/acssc/PalchaudhuriD19
Ayan Palchaudhuri, Anindya Sundar Dhar:
FPGA Fabric Conscious Design and Implementation of Speed-Area Efficient Signed Digit Add-Subtract Logic through Primitive Instantiation. ACSSC 2019: 1555-1559

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.