"Generation and Verification of Timing Attack Resilient Schedules During ..."

Steffen Peter, Tony Givargis (2022)

> Home

Details and statistics

DOI: 10.1007/978-3-030-78841-4_15

access: closed

type: Part in Book or Collection

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - books/sp/22/PeterG22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/sp/22/PeterG22
Steffen Peter, Tony Givargis:
Generation and Verification of Timing Attack Resilient Schedules During the High-Level Synthesis of Integrated Circuits. Behavioral Synthesis for Hardware Security 2022: 343-363

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.