![](https://dblp.uni-trier.de./img/logo.ua.320x120.png)
![](https://dblp.uni-trier.de./img/dropdown.dark.16x16.png)
![](https://dblp.uni-trier.de./img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
Sharareh Zamanzadeh
Person information
Refine list
![note](https://dblp.uni-trier.de./img/note-mark.dark.12x12.png)
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
Journal Articles
- 2016
- [j5]Sharareh Zamanzadeh, Ali Jahanian
:
Security Path: An Emerging Design Methodology to Protect the FPGA IPs Against Passive/Active Design Tampering. J. Electron. Test. 32(3): 329-343 (2016) - [j4]Sharareh Zamanzadeh, Ali Jahanian:
Self authentication path insertion in FPGA-based design flow for tamper-resistant purpose. ISC Int. J. Inf. Secur. 8(1): 53-60 (2016) - [j3]Sharareh Zamanzadeh, Ali Jahanian:
ASIC design protection against reverse engineering during the fabrication process using automatic netlist obfuscation design flow. ISC Int. J. Inf. Secur. 8(2): 93-104 (2016) - [j2]Sharareh Zamanzadeh, Ali Jahanian
:
Higher security of ASIC fabrication process against reverse engineering attack using automatic netlist encryption methodology. Microprocess. Microsystems 42: 1-9 (2016) - 2013
- [j1]Shima Mehrabi, Reza Faghih Mirzaee
, Sharareh Zamanzadeh, Keivan Navi, Omid Hashemipour:
Design, analysis, and implementation of partial product reduction phase by using wide m: 3 (4 ≤ m ≤ 10) compressors. Int. J. High Perform. Syst. Archit. 4(4): 231-241 (2013)
Conference and Workshop Papers
- 2017
- [c5]Sharareh Zamanzadeh, Ali Jahanian:
Scalable security path methodology: A cost-security trade-off to protect FPGA IPs against active and passive tampers. AsianHOST 2017: 85-90 - 2016
- [c4]Sharareh Zamanzadeh, Shahram Shahabi, Ali Jahanian
:
Security improvement of FPGA configuration file against the reverse engineering attack. ISCISC 2016: 101-105 - 2013
- [c3]Sharareh Zamanzadeh, Ali Jahanian
:
Automatic netlist scrambling methodology in ASIC design flow to hinder the reverse engineering. VLSI-SoC 2013: 52-53 - 2008
- [c2]Sharareh Zamanzadeh, Mehrdad Najibi, Hossein Pedram:
Pre-synthesis Optimization for Asynchronous Circuits Using Compiler Techniques. CSICC 2008: 951-954 - [c1]Sharareh Zamanzadeh, Mohammad Mirza-Aghatabar, Mehrdad Najibi, Hossein Pedram, Abolghasem Sadeghi:
Reimbursing the Handshake Overhead of Asynchronous Circuits using Compiler Pre-Synthesis Optimizations. DSD 2008: 290-297
Coauthor Index
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from ,
, and
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and
to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from .
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-04-24 22:55 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint