default search action
"Automatic netlist scrambling methodology in ASIC design flow to hinder the ..."
Sharareh Zamanzadeh, Ali Jahanian (2013)
- Sharareh Zamanzadeh, Ali Jahanian:
Automatic netlist scrambling methodology in ASIC design flow to hinder the reverse engineering. VLSI-SoC 2013: 52-53
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.