default search action

combined dblp search
author search
venue search
publication search

ask others

Su Myat Min

Su Myat Min Shwe

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2015
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ShweBYPP15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ShweBYPP15
Su Myat Min Shwe, Kapil Batra, Yusuke Yachide, Jorgen Peddersen, Sri Parameswaran:
RAPITIMATE: Rapid performance estimation of pipelined processing systems containing shared memory. ICCD 2015: 635-642
2014
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/JavaidYSBP14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/JavaidYSBP14
Haris Javaid, Yusuke Yachide, Su Myat Min Shwe, Haseeb Bokhari, Sri Parameswaran:
FALCON: A Framework for HierarchicAL Computation of Metrics for CompONent-Based Parameterized SoCs. DAC 2014: 33:1-33:6
2013
[b1]
- view
  authority control:
- export record
  dblp key:
  - phd/basesearch/Shwe13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/phd/basesearch/Shwe13
Su Myat Min Shwe:
Energy-efficient low power optimisation methodologies for DRAM memory of embedded system. University of New South Wales, Sydney, Australia, 2013
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/MinJP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/MinJP13
Su Myat Min, Haris Javaid, Sri Parameswaran:
RExCache: Rapid exploration of unified last-level cache. ASP-DAC 2013: 582-587
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/MinJP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/MinJP13
Su Myat Min, Haris Javaid, Sri Parameswaran:
XDRA: exploration and optimization of last-level cache for energy reduction in DDR DRAMs. DAC 2013: 22:1-22:10
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/meco/MinJIP13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/meco/MinJIP13
Su Myat Min, Haris Javaid, Aleksandar Ignjatovic, Sri Parameswaran:
A case study on exploration of last-level cache for energy reduction in DDR3 DRAM. MECO 2013: 42-45
2011
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/MinPP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/MinPP11
Su Myat Min, Jorgen Peddersen, Sri Parameswaran:
Realizing Cycle Accurate Processor Memory Simulation via Interface Abstraction. VLSI Design 2011: 141-146

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.