default search action

combined dblp search
author search
venue search
publication search

ask others

Jen-Sheng Hwang

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

1990 – 1999

see FAQ

What is the meaning of the colors in the publication lists?

1999
[r1]
- view
  authority control:
- export record
  dblp key:
  - reference/vlsi/Hwang99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/reference/vlsi/Hwang99
Jen-Sheng Hwang:
ROM/PROM/EPROM. The VLSI Handbook 1999
1997
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/Hwang97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/Hwang97
Jen-Sheng Hwang:
Multi-project chip service for university and industry in Taiwan. ASP-DAC 1997: 359-363

1980 – 1989

see FAQ

What is the meaning of the colors in the publication lists?

1985
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/WuHCC85
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/WuHCC85
Chung-Yu Wu, Jen-Sheng Hwang, Chin Chang, Ching-Chu Chang:
An Efficient Timing Model for CMOS Combinational Logic Gates. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 4(4): 636-650 (1985)

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.