default search action

combined dblp search
author search
venue search
publication search

ask others

Emre Kirkaya

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Conference and Workshop Papers

see FAQ

What is the meaning of the colors in the publication lists?

2019
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/siu/KarakocSKC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/siu/KarakocSKC19
Murat Can Karakoç, Muhammet Fatih Sertkaya, Emre Kirkaya, Enver Çavus:
FPGA Implementation of Synchronization Techniques used in OFDM Systems. SIU 2019: 1-4
2018
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/siu/KarakocKESCCOG18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/siu/KarakocKESCCOG18
Murat Can Karakoc, Emre Kirkaya, Özgün Ersoy, Mahir Sanli, Adem Çiçek, Enver Cavus, Serdar Ozyurt, Mehmet Ali Gulden:
FPGA implementation of symbol timing synchronization for OFDM systems. SIU 2018: 1-4
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/siu/OzturkKBSCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/siu/OzturkKBSCC18
Mustafa Öztürk, Emre Kirkaya, Ersen Balcisoy, Mahir Sanli, Adem Çiçek, Enver Cavus:
Baseband implementation of high speed communication system on FPGA. SIU 2018: 1-4
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/siu/SanliOBKKCOC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/siu/SanliOBKKCOC18
Mahir Sanli, Mustafa Öztürk, Ersen Balcisoy, Murat Can Karakoc, Emre Kirkaya, Adem Çiçek, Serdar Ozyurt, Enver Cavus:
FPGA implementation of MMSE channel estimation algorithm using system generator. SIU 2018: 1-4
2017
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/siu/CaglanBKCCC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/siu/CaglanBKCCC17
Abdulsamet Caglan, Ersen Balcisoy, Emre Kirkaya, Gurbannazar Charyyev, Adem Çiçek, Enver Cavus:
FPGA implementation of layered low density parity check error correction codes. SIU 2017: 1-4

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.