default search action

combined dblp search
author search
venue search
publication search

ask others

Susumu Takeda

> Home > Persons

Person information

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

Conference and Workshop Papers

see FAQ

What is the meaning of the colors in the publication lists?

2019
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsic/FujitaTTI19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/FujitaTTI19
Shinobu Fujita, Satoshi Takaya, Susumu Takeda, Kazutaka Ikegami:
Circuit And Systems Based on Advanced MRAM for Near Future Computing Applications. VLSI Circuits 2019: 278-
2017
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/FujitaNITNA17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/FujitaNITNA17
Shinobu Fujita, Hiroki Noguchi, Kazutaka Ikegami, Susumu Takeda, Kumiko Nomura, Keiko Abe:
Novel memory hierarchy with e-STT-MRAM for near-future applications. VLSI-DAT 2017: 1-2
2015
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ArimaNNMTFN15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ArimaNNMTFN15
Eishi Arima, Hiroki Noguchi, Takashi Nakada, Shinobu Miwa, Susumu Takeda, Shinobu Fujita, Hiroshi Nakamura:
Immediate sleep: Reducing energy impact of peripheral circuits in STT-MRAM caches. ICCD 2015: 149-156
2014
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/FujitaNNTA14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/FujitaNNTA14
Shinobu Fujita, Kumiko Nomura, Hiroki Noguchi, Susumu Takeda, Keiko Abe:
Novel nonvolatile memory hierarchies to realize "normally-off mobile processors". ASP-DAC 2014: 6-11
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/isicir/FujitaNITNA14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isicir/FujitaNITNA14
Shinobu Fujita, Hiroki Noguchi, Kazutaka Ikegami, Susumu Takeda, Kumiko Nomura, Keiko Abe:
Novel STT-MRAM-based last level caches for high performance processors using normally-off architectures. ISIC 2014: 316-319

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.